HomeAbout Me

Breaking the 200 nanosecond barrier with Algo Boost on the Nexus 3548

By Colin McNamara
September 18, 2012
2 min read

“We have 600 silicon designers at Cisco, but are not religious about merchant silicon. There are many products at Cisco that utilize it. However as a company we must control our own destiny” - Paul Perez, CTO of Cisco’s Server and Virtualization Technology Group (SAVTG)

There has been a lot of discussion in the past couple years regarding networking manufacturers using market silicon vs developing ASICs in house. While there are valid arguments on both sides of the table, Cisco just made a strong argument for the creation on custom ASICs and controlling their own destiny.

Nexus 3548 - 190 nanosecond latency in a 48 port 10 gig switch

This argument comes to life with the Cisco Nexus 3548 low latency data center switch. Coming in a 1RU form factor and with 48 10 gig SFP+ ports it resembles the nexus 5500 line, however the guts are packed with some shiny new bits that make trades execute faster then the competition and HPC clusters sing.

Performance Numbers - RFC2544 testing

The punchline of Cisco’s statement is a 48 port switch that operates (in a non optimized mode) at 250 nanoseconds across all frame sizes. That is 653 nanoseconds faster then the closest 48 port low latency switch on the market, and 333 nanoseconds faster than the 24 port option. This is roughly 60% faster than the closest current competition in the market. All of these numbers are for the switch operating in normal (full function) mode. There is a second mode called “Warp” mode that focus’s the resources of the switch towards lowering latency down to 190 nanoseconds.

Technology powering the Nexus 3548 - Algo Boost

The key technology behind the ASICs in the 3548 is Algo Boost. Algo Boost adds another dimension to HPC network design, which historically has been defined by latency and bandwidth. This new dimension, which can be critical to HPC system performance is buffer management. Not only does the Nexus 3548 have very large (18MB) buffers, but it also has intelligent buffer management features that allow for monitoring and reporting of utilization and more importantly buffer congestion across the switch, increasing application performance.

Summing it up

Cisco is making many bets in the ASIC development space. The most recent bet with the Nexus 3548 allows Cisco to present an option to the market that is 60% faster then any of the current competition, and is likely to retain a speed advantage even against the upcoming Alta chipset from Intel. This combined with the proven performance of NX-OS should result in Cisco regaining a leadership position in the HPC and Algorithmic trading market.


Tags

cisconetworkingdata centerhigh performance computingasic

Share

Previous Article
VMware approved as a Gold member of OpenStack Foundation
Colin McNamara

Colin McNamara

AI Innovation Leader & Supply Chain Technologist

Topics

Business & Strategy
Personal & Lifestyle
Sustainability & Ethics
Technology & Innovation

Related Posts

Open Letter to Cisco: Improving the DevNet Developer Experience
February 11, 2014
7 min
© 2025, All Rights Reserved.

Quick Links

About MeContact Me

Social Media